

# UNITED STATES PATENT AND TRADEMARK OFFICE

UT

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/700,464	11/15/2000	Terunao Hanaoka	107284	5910
25944	7590 02/27/2003			
OLIFF & BERRIDGE, PLC			EXAMINER	
P.O. BOX 19928 ALEXANDRIA, VA 22320		ANDUJAR, LEONARDO		
			ART UNIT	PAPER NUMBER
			2826	
		DATE MAILED: 02/27/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/700,464	HANAOKA ET AL.			
		Examiner	Art Unit			
		Leonardo Andújar	2826			
Peri d fo	- The MAILING DATE of this communication app r Reply	ears on the cover sheet with the	correspondence address			
THE N - Exten after S - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, exply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro cause the application to become ABANDON	timely filed  ays will be considered timely.  In the mailing date of this communication.  IED (35 U.S.C.§ 133).			
1)⊠	Responsive to communication(s) filed on 29 /	November 2002 .				
2a)⊠						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims						
4)🖂	Claim(s) 1-17 and 19-38 is/are pending in the	application.				
4a) Of the above claim(s) <u>25-36</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-17,19-24,37 and 38</u> is/are rejected.						
7)	Claim(s) is/are objected to.					
8)[	Claim(s) are subject to restriction and/o	r election requirement.				
Application	on Papers					
9) 🗌 🗆	The specification is objected to by the Examine	r.				
10) 🗌 🗆	The drawing(s) filed on is/are: a)☐ accep	oted or b) objected to by the Ex	aminer.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) 🔲 🛚	The proposed drawing correction filed on	_is: a)□ approved b)□ disapp	proved by the Examiner.			
If approved, corrected drawings are required in reply to this Office action.						
12)☐ The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)☐ Some * c)☐ None of:						
1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority document	s have been received in Applica	ation No			
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
	See the attached detailed Office action for a list	·				
•	cknowledgment is made of a claim for domesti					
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment	t(s)	_				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 6 5) Notice of Informal Patent Application (PTO-152) 6) Other:						
J.S. Patent and To PTO-326 (Re		ction Summary	Part of Paper No. 9			

Art Unit: 2826

#### **DETAILED ACTION**

### Acknowledgment

1. The amendment filed on 11/29/2002, paper no. 7, in response to the Office action mailed on 08/30/2002 has been entered. The present Office action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office action are claims 1-17 and 19-38.

#### Election/Restrictions

2. This application contains claims 25-36 drawn to an invention nonelected with traverse in Paper No. 4. A complete reply to the final rejection <u>must include cancelation</u> of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

### Claim Objections

3. Claim 19 is objected to because of the following informalities: claim 19 depends on cancelled claim 18. Appropriate correction is required.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation

Application/Control Number

Art Unit: 2826

under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 6. Claims 1-17, 19, 21–24, 37 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Greer (US 5,470,787) in view of Kataoka (US 6,001,488).
- 7. Regarding claim 1, Greer (e.g. fig. 5) shows a semiconductor device comprising:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.
- 8. Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed around the external terminals on the interconnect pattern. As shown in figure 5, each of the insulating layers has a hole that includes an opening portion. The external terminals are positioned in the opening portions that have one-step portion formed on the inside surface. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins such as polyimide, polyamide, epoxies and the like (see US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911,786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of

Art Unit: 2826

ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 9. Regarding claim 2, Greer in view of Kataoka shows a plurality of insulating layers. In reference to the claim language referring to stress relieving function, intended use and other types of functional language must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In a claim drawn to a process of making, the intended use must result in a manipulative difference as compared to the prior art. In re Casey, 152 USPQ 235 (CCPA 1967); In re Otto, 136 USPQ 458, 459 (CCPA 1963).
- 10. Regarding claim 3, Greer shows that the insulating layer 30 can be made of polyimide (col. 8/lls. 25-26).
- 11. Regarding claim 4, Greer shows that the insulating layers contact the external terminals at opening portions each of which has an inclined surface providing a taper increasing in size form a lower layer to higher layer of the insulating layers.
- 12. Regarding claim 5, Greer shows that each of the external terminals includes a base and a connection portion provide on the base. Also, the base is provided in an opening portion through which each of the external terminals contact the insulating layers.

Art Unit: 2826

13. Regarding claim 6, Greer shows that the insulating layers contact the external terminals at opening portions each of which is formed with a curved surface.

- 14. Regarding claim 7, Greer in view of Kataoka shows that the interconnect pattern is formed on the layer 16 which is below the plurality of insulating layers. In reference to the claim language referring to stress relieving function, intended use and other types of functional language must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In a claim drawn to a process of making, the intended use must result in a manipulative difference as compared to the prior art. In re Casey, 152 USPQ 235 (CCPA 1967); In re Otto, 136 USPQ 458, 459 (CCPA 1963).
- 15. Regarding claim 8, Greer shows that the uppermost layer of the insulating layers is formed over the whole surface of the second layer of the insulating layers from the uppermost layer except for an area of the external terminal.
- 16. Regarding claim 9, Greer shows that the uppermost layer 30 of the insulating layers has an area smaller that an area of the second layer 28 of the insulating layers forms the uppermost layer.
- 17. Regarding claim 10, Greer (e.g. fig. 5) shows a semiconductor device comprising:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.

Page 6

Art Unit: 2826

Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed 18. around the external terminals on the interconnect pattern. The insulating layers include an upper layer 30 and a lower layer of different characteristics (i.e. layer thickness). Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 19. Regarding claim 13, Greer (e.g. fig. 5) shows a semiconductor device comprising:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.
- 20. Also, Greer shows that the interconnect pattern is formed on an insulating layer that has protrusions and depressions. The external terminals are formed in the

Art Unit: 2826

depressions. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low waterabsorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 21. Regarding claim 14, Greer in view of Kataoka shows a plurality of insulating layers. In reference to the claim language referring to stress relieving function, intended use and other types of functional language must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In a claim drawn to a process of making, the intended use must result in a manipulative difference as compared to the prior art. In re Casey, 152 USPQ 235 (CCPA 1967); In re Otto, 136 USPQ 458, 459 (CCPA 1963).
- 22. Regarding 15, Katamoto shows that the insulating layer is formed of polyimide.

Art Unit: 2826

23. Regarding claim 16, Greer shows that the external terminals includes a base and a connection portion provided on the base. The base and the interconnect pattern are constructed as a single member.

- 24. Regarding claim 17, Greer shows that the depressions are formed to have an opening extremity lager than the bottom.
- 25. Regarding claims 19 (as understood), 12 and 11 Greer in view of Kataoka teaches that the passivation or insulating layer can be made form different resins. Different materials have different physical properties such as thermal expansion coefficient and Young's modulus. Therefore, Greer in view of Kataoka teaches suggested that the coefficient of thermal expansion of the upper layer is greater that the thermal expansion coefficient of the lower layer whereas Young's module is lower. Note that the terms lower and upper are relative terms that can arbitrary selected. For example, the layer 26 can be recognized as lower layer if the direction increment is arbitrary selected from substrate to the external surface of 30. However, same layer can be recognized as the upper layer if the direction increment is arbitrary selected from surface of the layer 30 to the substrate.
- 26. Regarding claim 21, Greer that a semiconductor device is mounted in a circuit board (col. 1/lls. 19-29). Also, Greer (e.g. fig. 5) shows that the semiconductor device comprises:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.

Art Unit: 2826

Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed 27. around the external terminals on the interconnect pattern. As shown in figure 5, each of the insulating layers has a hole that includes an opening portion. The external terminals are positioned in the opening portions that have one-step portion formed on the inside surface. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4.911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low waterabsorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

Page 9

- 28. Regarding claim 22, Greer that a semiconductor device is mounted in a circuit board (col. 1/lls. 19-29). Also, Greer (e.g. fig. 5) shows that the semiconductor device comprises:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.

Art Unit: 2826

- 29. Also, Greer shows that the interconnect pattern is formed on an insulating layer that has protrusions and depressions. The external terminals are formed in the depressions. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.
- 30. Regarding claim 23, Greer (e.g. fig. 5) shows a semiconductor device comprising:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.
- 31. Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed around the external terminals on the interconnect pattern. As shown in figure 5, each of the insulating layers has a hole that includes an opening portion. The external terminals

Art Unit: 2826

are positioned in the opening portions that have one-step portion formed on the inside surface. Greer of discloses that the semiconductor device is mounted on a circuit board (col. 1/lls. 19-29). Official Notice is taken with respect the semiconductor chip is part of an electronic instrument. Thus, to use the semiconductor device disclosed by Greer as a part of an electronic instrument would have been obvious to a person having ordinary skill in the art at the time the invention was made since is very well known in the art that electronic instruments comprises semiconductor chips. Moreover, semiconductor devices by themselves are inoperative elements. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low waterabsorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

32. Regarding claim 24, Greer (e.g. fig. 5) shows a semiconductor device comprising:

Art Unit: 2826

- > A semiconductor element 24 having a plurality of electrodes 22;
- > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
- > And external terminals 42 electrically connected to the interconnect pattern.
- Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed 33. around the external terminals on the interconnect pattern. The insulating layers include an upper layer 30 and a lower layer of different characteristics (i.e. layer thickness). Greer of discloses that the semiconductor device is mounted on a circuit board (col. 1/lls. 19-29). Official Notice is taken with respect the semiconductor chip is part of an electronic instrument. Thus, to use the semiconductor device disclosed by Greer as a part of an electronic instrument would have been obvious to a person having ordinary skill in the art at the time the invention was made since is very well known in the art that electronic instruments comprises semiconductor chips. Moreover, semiconductor devices by themselves are inoperative element. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or

Art Unit: 2826

from a resin such as polyimide because polyimide is good in heat resistance, low waterabsorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 34. Regarding claim 37, Greer that a semiconductor device is mounted in a circuit board (col. 1/lls. 19-29). Also, Greer (e.g. fig. 5) shows that the semiconductor device comprises:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.
- 35. Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed around the external terminals on the interconnect pattern. The insulating layers include an upper layer 30 and a lower layer of different characteristics (i.e. layer thickness). Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/lls. 20-52; US 5,643,986 col. 1/lls. 37-31; US 5,517,031 col. 2/lls. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/lls. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat

Art Unit: 2826

resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 36. Regarding claim 38, Greer that a semiconductor device is mounted in a circuit board (col. 1/lls. 19-29). Also, Greer (e.g. fig. 5) shows that the semiconductor device comprises:
  - > A semiconductor element 24 having a plurality of electrodes 22;
  - > An interconnect pattern (36, 38, 40) electrically connected to the electrodes;
  - > And external terminals 42 electrically connected to the interconnect pattern.
- 37. Greer shows a plurality of insulating or passivation layers (26, 28 and 30) formed around the external terminals on the interconnect pattern. The insulating layers include an upper layer 30 and a lower layer of different characteristics (i.e. layer thickness). Official Notice is taken with respect the semiconductor chip is part of an electronic instrument. Thus, to use the semiconductor device disclosed by Greer as a part of an electronic instrument would have been obvious to a person having ordinary skill in the art at the time the invention was made since is very well known in the art that electronic instruments comprises semiconductor chips. Moreover, semiconductor devices by themselves are inoperative element. Greer does not disclose the insulating layer material. Nonetheless, it is well known in the art that insulating or passivation layers are made from resins (as evidenced by US 6,284,563 col. 8/Ils. 20-52; US 5,643,986 col. 1/Ils. 37-31; US 5,517,031 col. 2/Ils. 11-29; US 5,013,689 abstract; US 4,942,142 col. 3/Ils. 8-14 and/or US 4,911, 786 abstract). For example, Kataoka teaches that resins such as polyimide are used as passivation layers since they are good in heat

Art Unit: 2826

resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like, etc (col. 1/lls. 31-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the insulating or passivation layers disclosed by Greer from a resins as it is well known in the art or from a resin such as polyimide because polyimide is good in heat resistance, low water-absorption property, electrical insulating property, adhesion to a substrate or the like as taught by Kataoka.

- 38. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Greer (US 5,470,787) in view of Kataoka (US 6,001,488) further in view of Kitayama et al. (US 5744382).
- 39. Regarding claim 20, Greer in view of Kataoka shows most aspects of the instant invention (see comments above). However, Greer in view of Kataoka does not disclose a protective film formed on the uppermost layer of the semiconductor device. Kitayama (e.g. fig. 7) shows a semiconductor device having a protective film 4 formed on its uppermost layer. Also, Kitayama discloses that the protective layer is used to protect the device electronic components against oxidation and moisture (col. 4/IIs. 3-8). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form a protective film on the upper most layer of the semiconductor device disclosed by Greer in view of Kataoka to protect its electronic components against oxidation and moisture as suggested by Kitayama.



Art Unit: 2826

### Respons to Arguments

40. Applicant's arguments with respect to claims 1-17, 19-24, 37 and 38 have been considered but are most in view of the new ground(s) of rejection.

#### **Conclusion**

Applicant's amendment necessitated the new ground(s) of rejection presented in 41. Accordingly, THIS ACTION IS MADE FINAL. this Office action. § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action. Papers related to this application may be submitted directly to Art Unit 2826 by facsimile transmission. Papers should be faxed to Art Unit 2826 via the Art Unit 2826 Fax Center located in Crystal Plaza 4, room 3C23. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2826 Fax Center number is (703) 308-7722 or -7724. The Art Unit 2826 Fax Center is to be used only for papers related to Art Unit 2826 applications.

Art Unit: 2826

- 42. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Leonardo Andújar** at **(703)** 308-0080 and between the hours of 9:00 AM to 6:00 PM (Eastern Standard Time) Monday through Friday (with alternated Fridays off) or by e-mail via Leonardo.Andujar@uspto.gov. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn, can be reached on (703) 308-6601.
- 43. Any inquiry of a general nature or relating to the status of this application should be directed to the **Group 2800 Receptionist** at **(703) 305-3900.**
- 44. The following list is the Examiner's field of search for the present Office Action:

Field of Search	Date
U.S. Class / Subclass (es): 257/692 and 438/108	02/03
Other Documentation:	02/03
Electronic Database(s): East (USPAT, US PGPUB, JPO, EPO, Derwent, IBM TDB)	

Leonardo Andújar

Patent Examiner Art Unit 2826

LA 2/22/03

> NATHAN J. FLYNN SUPERVISORY PATENT EXAMINER

**TECHNOLOGY CENTER 2800**